Boolean Algebra & Logic gates MCQ Objective Questions:

1. The following circuit behaves as a:



d) NOR Gate

2. Which logic gate is represented by following circuit?



- a) AND Gate b) NAND Gate c) NOT Gate d) OR Gate
- 3. The logic function implemented in the following figure is:



a) AND Gate b) NAND Gate c) NOT Gate d) OR Gate

4. The symbol for two - input OR- gate in negative logic is:



- 5. The following gates are designated as Universal Gates
- a) NOT, OR and AND b) XOR, OR and AND c) XNOR, NOR and NAND d) NOR and NAND
- 6. The output of the logic gate in figure is



7. The minimum number of 2-input NAND gates required to implement a 2-input XOR gate is



8. The output Y of the logic circuit given below is:



9. The output of logic circuit given below represents _____ gate.



10. What will be the fundamental frequency for the following circuit if each inverter delay is 100 nsec?



11. The minimum number of NAND gates required to realize AB + AB'C + AB'C' is d) 0

a) 3 b) 2 c) 1	
----------------	--

12. Which of the following logical operations could be computed by the given network?

				ъС			
		Bo-D- D ₂	 ≷R				
			÷				
a) C =	AB	b) C = A + B	c) C= (A.B)'	d) C=(A+B)'			
13. Wh 1)?		wing logic gates	provides outpu	t as 0 when bot	h inputs:	are same (either 0 or	
a)	KNOR	b) XOR	c) NOR	d) NAND			
14. Wł	io invented	Boolean algebra	a?				
a) Bar		-		orge Boole	d) N	one of the above	
15	ar	e the methods u	sed to renreser	t negative integ	er numl	hers	
15	uit				,er nunn		
a)	1's compli	ment b) Sigi	n magnitude	c) 2's compli	ment	d) All of the above	
16. Ho	w many tyr	es of number sy	stems are there	<u>_</u> ?			
	One One		c) Three				
17 Th	baca is 16	for nu	mborovetom				
	Binary	for nu b) Hexadecim		c) Decimal	d) O	ctal	
		-					
		standard code f		interchange has d) None of tl			
a)	64	b) 25	c) 128	u) None of ti	le above	2	
19. Wh	at is the st	andard form of I	ECDIC?				
a)	Extended	Binary Coded D	ecimal Intercha	inge Code			
b)	b) Extended Binary Coded hexadecimal Interchange Code						
c)							
d)	None of th	ne above					
20. Ho	w many typ	es of parities ar	e there?				
	One	b) Two	c) Three	d) Four			
21. The	ones com	plement of bina	rv number 1010) is			
	0101	b) 1010	c) 0110	d) 1110	_		

•	ent of binary number 1) 1010 c) 0110		_
	for number sy) Hexadecimal		Octal
24. IC's are categoriz	ed into		
a) One b) Two	c) Three	d) Four	
(Linear & digital)			
	does ultra large-scale i) 1000 gates c) 1000		
a) 100 to 10,000 ga	does large-scale integr tes b)10,000 to 100 d) None of the a	,000 gates	
	or number sys) Hexadecimal		Octal
28. What are the adv a) Small in size b	-	ating speed is high	d) All of the above
•	d two-input NAND gate) 74LSO1 c) 74LS(ne above
	ge of the 7400 series TT a) 2V c) 4V	L family IC's is d) 5V	
	lard form of TTL? ansistor Logic b) Trans ransistor Logic d) None		ogic
	e of low power Schottk)) 2V c) 4V	y is d) 5V	
	ggle speed of the 7400) 10 MHz c) 15 M	TTL family ICs is Hz d) 25 MH z	
	low power Schottky is) 8ns c) 10ns		
	low power Schottky is) 2mW		None of the above
	e of advanced low pow) 2V c) 4V	er Schottky is d) 5V	_

37. The speed of the advanced low power Schottky isa) 2nsb) 7nsc) 10nsd) 12ns
 38. The power of the advanced low power Schottky is a) 1mW b) 2mW c) 4mW d) None of the above
39. The maximum input current of the silicon gate CMOS isa) 0.1mAb) 0.5mAc) ±0.0001mAd) None of the above
 40. The maximum clock of silicon gate CMOS is a) 20MHz b) 40 MHz c) 15 MHz d) 25 MHz
 41. The propagation time delay of the silicon gate CMOS is a) 2ns b) 7ns c) 10ns d) 8ns
42. Which IC is quad two-input AND gate?a) 74LS08 b) 74LS00 c) 74LS01 d) All of the above
 43. The maximum input current of the metal gate CMOS is a) 0.0001mA b) -0.0001mA c) ±0.0001mA d) None of the above
44. The maximum clock of the metal gate CMOS isa) 20MHz b) 40 MHz c) 12 MHz d)25 MHz
45. The propagation delay of the metal gate CMOS isa) 2nsb) 7nsc) 10nsd) 105ns
46. How many types of logic families are there?a) Twob) Four c) Sixd) Seven
 47. What is the standard form of IIL? a) Injection Integrated Logic b) Integrated Injection Logic b) Integrated Integrated Logic d)None of the above
 48. The noise immunity is excellent in logic family a) CMOS b) TTL c) ECL d) None of the above
 49. The maximum input current of the Schottky TTL gates is a) -2.0mA b) 2.0mA c) -2.5mA d) -1.0mA
50. The maximum clock of low power Schottky TTL is a) 20MHz b) 40 MHz c) 12 MHz d) 25 MHz
 51. The propagation delay of the low power Schottky TTL is a) 2ns b) 7ns c) 10ns d)105ns

		at are the c Resistors	omponents used b) Transistors	-		d) None of the above
54.			is classified into			
	a)	Two	b) Four	c) Six	d) Seven	
55.	Wh	nich IC is a qu	uad two-input N	OR gate?		
	a)	74LS02	b) 74LS01	c) 74LS00	d) None (of the above
56.	The	e maximum	input current of	the low powe	Schottky T	ΓL is
		a) 0.2mA	b) 0.3mA	c) -0.4mA	d) 0.1mA	N Contraction of the second seco
57.	The	e maximum	clock of Schottky	y TTL gate is		
		20MHz			d) 125 M	IHz
58.	The	e fan-out of	TTL logic family	is	_	
	2		b) 5	c) 8	d) 10	
59.	The	e fan-out of	the ECL logic fan	nilv is		
		10	b) 20 c) 25		e above	
60.	Wh	at are the c	omponents used	d in the FCL log	vic family?	
		Resistors	b) Transistors	-	-	of the above
61.	١n ኣ	which logic f	amily the power	dissipation is	verv low?	
•		RTL	b) DCTL	c) CMOS	d) TTL	
62	Ŵŀ	uich one held	ongs to the unip	olar logic famil	v?	
02.						NMOS d) None of the abov
63	The	noise marc	;in in TTL logic fa	amily is		
05.			b) Low c) High		_ e above	
C A	The	noico imm	unity of the CM0	DC logic family	ic	
04.		Poor	b) Good	c) Very stron		
6 F			e the delay of th	o cignal tranci	tion from in	
05.			n delay b) Thre			
	c) F	Power dissip	ation d) Non	e of the above		
66		is th	e multiplication	of propagatior	delav and p	ower dissipation
00						